

REMARKS

At the outset, the Examiner is thanked for the thorough review and consideration of the pending application. The Office Action dated March 29, 2007 has been received and its contents carefully reviewed.

By this Amendment, claims 1, 9, 13 and 17 are amended. Accordingly, claims 1-22 are currently pending. Reexamination and reconsideration of the pending claims is respectfully requested.

In the Office Action, the Examiner requested that the title be amended. Applicants respectfully submit that in view of the amendments in the title, this objection is now believed to be moot.

In addition, claims 1, 2, 13, 15, 17-19 are rejected under 35 U.S.C. § 102(e) as being anticipated by Ishizuka (U.S. Patent No. 6,965,362); claims 3, 5-7, 8, 21-22 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Ishizuka in view of Ishizuka et al. (U.S. Patent No. 6,756,951); claims 8-12 and 16 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Ishizuka in view of Kim (U.S. Patent App. Pub. No. 20030038760); and claims 4, 14 and 20 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Ishizuka in view of Ha et al. (U.S. Patent No. 7,030,842). These rejections are respectfully traversed and reconsideration is requested.

Claim 1 is allowable over the cited references in that claim 1 recites a combination of elements including, for example, "...a plurality of data driving circuits that apply voltage signals to the pixel cells along a gate line during a first time within the horizontal period and applying current signals to the pixel cells during a second time within the horizontal period after the first time." None of the cited references, singly or in combination, teaches or suggests at least these features of the claimed invention. Accordingly, Applicants respectfully submit that claim 1 and claims 2-8, which depend therefrom, are allowable over the cited references.

In the claimed invention, the first time and the second time are located within the same horizontal period. In contrast, as best understood, when a drive control signal is applied to the anode line drive circuit 14 in Ishizuka, only some portions of the anode lines are connected to the current source sides (e.g., 17₁ and 17₂ in Fig. 7) and the remaining anode lines are connected to the positive potential V_p. See Ishizuka at Col. 6, line 61- Col. 7, line 8. In other words, a ground

voltage and a current source do not apply to one data line during one horizontal period in Ishizuka. Accordingly, Applicants respectfully submit that Ishizuka fails to teach the aforementioned features recited in claim 1, and that the other cited references including Ishizuka et al., Kim and Ha et al., singly or in combination, fail to cure the deficient teaching of Ishizuka.

Claim 9 is allowable over the cited references in that claim 9 recites a combination of elements including, for example, "...applying a voltage value corresponding to image data to the pixel cells during a first time within the horizontal period to pre-charge the pixel cells; and applying a current value corresponding to the image data to the pixel cells during a second time within the horizontal period after the first time to display an image corresponding to the image data." None of the cited references, singly or in combination, teaches or suggests at least these features of the claimed invention. Accordingly, Applicants respectfully submit that claim 9 and claims 10-12, which depend therefrom, are allowable over the cited references.

Claim 13 is allowable over the cited references in that claim 13 recites a combination of elements including, for example, "...applying a voltage value corresponding to image data from a voltage driver to the pixel cells during a first time within the horizontal period; and applying a current value corresponding to the image data to the pixel cells during a second time within the horizontal period after the first time." None of the cited references, singly or in combination, teaches or suggests at least these features of the claimed invention. Accordingly, Applicants respectfully submit that claim 13 and claims 14-16, which depend therefrom, are allowable over the cited references.

Claim 17 is allowable over the cited references in that claim 17 recites a combination of elements including, for example, "...a plurality of data driving circuits having a voltage driver that applies voltage signals to the data lines corresponding to image data within the horizontal period and a current driver that allows the current signals corresponding to the image data to flow from the pixel cells within the horizontal period." None of the cited references, singly or in combination, teaches or suggests at least these features of the claimed invention. Accordingly, Applicants respectfully submit that claim 17 and claims 18-22, which depend therefrom, are allowable over the cited references.

Applicants believe the application is in condition for allowance and early, favorable action is respectfully solicited. If for any reason the Examiner finds the application other than in

condition for allowance, the Examiner is requested to call the undersigned attorney at (202) 496-7500 to discuss the steps necessary for placing the application in condition for allowance. All correspondence should continue to be sent to the below-listed address.

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time, or any other fees required to complete the filing of this response, may be charged to Deposit Account No. 50-0911. Please credit any overpayment to deposit Account No. 50-0911. A duplicate copy of this sheet is enclosed.

Dated: **28 June 2007**

Respectfully submitted,

By 

Eric J. Nuss

Registration No.: **40,106**

McKENNA LONG & ALDRIDGE LLP

1900 K Street, N.W.

Washington, DC 20006

(202) 496-7500

Attorneys for Applicant